Patent Serial No. 10/091,682 Agilent Docket No. 10011021-1

In the Claims:

1. (Currently Amended) A pushback FIFO having an input and an output, the pushback FIFO allowing data values that have been unloaded from the pushback FIFO to be reloaded into the pushback FIFO at the beginning of a sequence of data values stored in the pushback FIFO if a determination is made that a data value should not have been unloaded from the pushback FIFO, the pushback FIFO comprising:

a standard FIFO having a plurality of storage locations for storing data values in a first-in-first-out fashion so that data values can be unloaded from the standard FIFO in a same sequence in which data values were loaded into the standard FIFO;

first logic, the first logic storing a copy of a data value unloaded from the standard FIFO, wherein the first logic includes a first multiplexer having at least first and second inputs and an output, the first input being connected to an output of the standard FIFO, the multiplexer receiving at least one control signal, said at least one control signal controlling whether a data value unloaded from the standard FIFO is to be output from the output of the first multiplexer, wherein the first logic includes a storage element having an input connected to the output of the first multiplexer and an output connected to the second input of the first multiplexer, and wherein said at least one control signal controls whether a data value on the output of the storage element is to be output from the output of the first multiplexer; and

second logic, the second logic outputting said data value unloaded from the standard FIFO and, if the data value output from the pushback FIFO should not have been output from the pushback FIFO, the second logic outputs the stored copy of the data value in a subsequent read cycle.

- 2. (Original) The pushback FIFO of claim 1, wherein said determination is made by logic external to the pushback FIFO and provided to the pushback FIFO.
- 3. (Original) The pushback FIFO of claim 1, wherein if a determination is made that the data value unloaded from the pushback FIFO should have been unloaded, the unloaded data value is not reloaded into the pushback FIFO.

Patent Serial No. 10/091,682 Agilent Docket No. 10011021-1

- 4. (Original) The pushback FIFO of claim 3, wherein if a determination is made that the data value unloaded from the pushback FIFO should have been unloaded, the unloaded data value is marked as an invalid FIFO data value.
- 5. (Canceled)
- 6. (Canceled)
- 7. (Canceled)
- 8. (Canceled)
- 9. (Canceled)
- 10. (Canceled)
- 11. (Currently Amended) The pushback FIFO of claim 10, further comprising second legis claim 1, wherein the second logic comprising further comprises a second multiplexer, the second multiplexer having at least first and second inputs and an output, the first input of the second multiplexer being connected to the output of the standard FIFO and the second input of the multiplexer being connected to the output of the storage element, the second multiplexer being controlled by at least one control signal, and wherein said at least one control signal of the second multiplexer controls whether the data value unloaded from the standard FIFO will be output on the output of the second multiplexer or whether the data value on the output of the storage element will be output on the output of the second multiplexer, the output of the second multiplexer corresponding to the output of the pushback FIFO.

Patent Serial No. 10/091,682 Agilent Docket No. 10011021-1

- 12. (Original) The pushback FIFO of claim 11, wherein if a determination is made that a data value unloaded from the pushback FIFO should not have been unloaded, on a next read cycle, the data value stored in the storage element will be output on the output of the second multiplexer and thereby output from the pushback FIFO.
- 13. (Original) The pushback FIFO of claim 11, wherein if a determination is made that a data value unloaded from the pushback FIFO should have been unloaded from the pushback FIFO, then on a next read cycle, a data value stored in the standard FIFO will be output on the output of the second multiplexer and thereby output from the pushback FIFO.
- 14. (Original) The pushback FIFO of claim 13, wherein said at least one control signal received by the first multiplexer determines whether a data value on the first input of the first multiplexer or a data value on the second input of the first multiplexer will be output on the output of the first multiplexer.
- 15. (Original) The pushback FIFO of claim 13, wherein said at least one control signal received by the second multiplexer determines whether a data value on the first input of the second multiplexer or a data value on the second input of the second multiplexer will be output on the output of the second multiplexer and thereby output from the pushback FIFO.
- 16. (Canceled)
- 17. (Canceled)
- 18. (Canceled)
- 19. (Canceled)
- 20. (Canceled)